AMENDMENT UNDER 37 C.F.R. § 1.111 U.S. APPLN. NO. 09/489,895 ATTORNEY DOCKET NO. A7544

AMENDMENTS TO THE SPECIFICATION

Please delete the present Abstract of the Disclosure and replace it with the following new Abstract of the Disclosure.

Reducing power consumption has become a key goal for system on a chip (SOC) designs. Fast and accurate power estimation is needed early in the design process, since power reduction methods tend to have greater impact at higher abstraction levels. Unfortunately, current approaches to power estimation, which concentrate on the register transfer level of abstraction or lower, require long computing times. Higher level approaches, while faster, may suffer from inaccuracy. However, the advent of cores enables a hybrid approach that yields fast and accurate estimates from high-level models. In particular, we use A method for reducing power consumption by using power estimation data obtained from at the gate-level for a core's representative input stimuli data (instructions), and propagating the power estimation data we propagate this data to a higher (object-oriented) system-level model, which is parameterizable and executable. Depending on the kind of cores, various parameterizable look-up table techniques are used to facilitate self-analyzing core models. As a result, the method is our technique is orders of magnitudes faster than gate-level power estimation techniques and is more accurate for features an accuracy that is suited to make reliable power-related system-level design decisions.

